1151 search results - page 192 / 231 » Automatic Generation of Complex Properties for Hardware Desi... |
170
click to vote
FCCM
2008
IEEE
15 years 10 months ago
2008
IEEE
The map-reduce model requires users to express their problem in terms of a map function that processes single records in a stream, and a reduce function that merges all mapped out...
127
click to vote
ISQED
2008
IEEE
15 years 10 months ago
2008
IEEE
Clock meshes have found increasingly wide applications in today’s high-performance IC designs. The inherent routing redundancies associated with clock meshes lead to improved cl...
146
click to vote
EUROMICRO
2009
IEEE
15 years 10 months ago
2009
IEEE
—Current architectures for systems integration provide means for forming agile business processes by manually or dynamically configuring the components. However, a major challeng...
125
click to vote
FPL
2005
Springer
15 years 9 months ago
2005
Springer
This paper addresses exploitation of the capabilities of platform FPGAs to implement embedded networking for systems on chip. In particular, a methodology for exploring trade-offs...
112
click to vote
PVLDB
2010
15 years 2 months ago
2010
The huge amount of temporal data generated from many important applications call for a highly efficient and scalable version index. The TSB-tree has the potential of large scalab...