1151 search results - page 45 / 231 » Automatic Generation of Complex Properties for Hardware Desi... |
152
Voted
CODES
2006
IEEE
15 years 9 months ago
2006
IEEE
Embedded system optimization typically considers objectives such as cost, timing, buffer sizes and power consumption. Robustness criteria, i.e. sensitivity of the system to variat...
151
Voted
PRDC
2000
IEEE
15 years 8 months ago
2000
IEEE
A synchronous system model is a simple yet powerful distributed system model that reduces the complexity of the design and implementation of dependable distributed applications. H...
122
Voted
DDECS
2008
IEEE
15 years 10 months ago
2008
IEEE
— Due to ever increasing design sizes more efficient tools for Automatic Test Pattern Generation (ATPG) are needed. Recently ATPG based on Boolean satisfiability (SAT) has been ...
116
click to vote
DATE
2005
IEEE
15 years 5 months ago
2005
IEEE
This paper proposes a novel architecture synthesis algorithm for single-loop single-bit ∆Σ modulators. We defined a generic modulator architecture and derived its noise and si...
128
Voted
ISVLSI
2007
IEEE
15 years 10 months ago
2007
IEEE
Abstract— Time-to-Market plays a central role on System-ona-Chip (SoC) competitiveness and the quality of the final product is a matter of concern as well. As SoCs complexity in...