Sciweavers

188 search results - page 25 / 38
» Automatic Model Refinement for Fast Architecture Exploration
Sort
View
FPL
2009
Springer
172views Hardware» more  FPL 2009»
14 years 3 days ago
Performance comparison of single-precision SPICE Model-Evaluation on FPGA, GPU, Cell, and multi-core processors
Automated code generation and performance tuning techniques for concurrent architectures such as GPUs, Cell and FPGAs can provide integer factor speedups over multi-core processor...
Nachiket Kapre, André DeHon
DATE
2005
IEEE
121views Hardware» more  DATE 2005»
14 years 1 months ago
C Compiler Retargeting Based on Instruction Semantics Models
Efficient architecture exploration and design of application specific instruction-set processors (ASIPs) requires retargetable software development tools, in particular C compil...
Jianjiang Ceng, Manuel Hohenauer, Rainer Leupers, ...
ISVLSI
2006
IEEE
150views VLSI» more  ISVLSI 2006»
14 years 1 months ago
Design and Analysis of a Low Power VLIW DSP Core
Power consumption has been the primary issue in processor design, with various power reduction strategies being adopted from system-level to circuitlevel. In order to develop a po...
Chan-Hao Chang, Diana Marculescu
VLSID
2006
IEEE
192views VLSI» more  VLSID 2006»
14 years 1 months ago
Beyond RTL: Advanced Digital System Design
This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex...
Shiv Tasker, Rishiyur S. Nikhil
HCI
2007
13 years 9 months ago
Vision Based Laser Pointer Interaction for Flexible Screens
In recent years high quality interaction devices have become very popular in our environment. The industries are also currently undergoing rapid change and various technologies hav...
Nam Woo Kim, Seung Jae Lee, Byung-Gook Lee, Joon-J...