Sciweavers

653 search results - page 79 / 131
» BRAHMS: Novel middleware for integrated systems computation
Sort
View
DAC
2005
ACM
14 years 9 months ago
Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs
We propose two novel integration techniques -- bypass and bookkeeping -- in the memory controller to address the cache coherence compatibility issue of a non-shared bus heterogene...
Taeweon Suh, Daehyun Kim, Hsien-Hsin S. Lee
COLCOM
2007
IEEE
14 years 1 days ago
A structure preserving approach for securing XML documents
With the widespread adoption of XML as the message format to disseminate content over distributed systems including Web Services and Publish-Subscribe systems, different methods ha...
Mohamed Nabeel, Elisa Bertino
TCOS
2010
13 years 2 months ago
Green Secure Processors: Towards Power-Efficient Secure Processor Design
With the increasing wealth of digital information stored on computer systems today, security issues have become increasingly important. In addition to attacks targeting the softwar...
Siddhartha Chhabra, Yan Solihin
WSNA
2003
ACM
14 years 1 months ago
MANTIS: system support for multimodAl NeTworks of in-situ sensors
The MANTIS MultimodAl system for NeTworks of In-situ wireless Sensors provides a new multithreaded embedded operating system integrated with a general-purpose single-board hardwar...
Hector Abrach, Shah Bhatti, James Carlson, Hui Dai...
VLSID
2009
IEEE
143views VLSI» more  VLSID 2009»
14 years 8 months ago
SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems
Dynamic reconfiguration techniques are widely used for efficient system optimization. Dynamic cache reconfiguration is a promising approach for reducing energy consumption as well...
Weixun Wang, Prabhat Mishra, Ann Gordon-Ross