Sciweavers

819 search results - page 132 / 164
» BSN Simulator: Optimizing Application Using System Level Sim...
Sort
View
ICCD
2006
IEEE
115views Hardware» more  ICCD 2006»
15 years 11 months ago
Long-term Performance Bottleneck Analysis and Prediction
— Identifying performance bottlenecks is important for microarchitects and application developers to produce high performance microprocessor designs and application software. Man...
Fei Gao, Suleyman Sair
ICPP
1999
IEEE
15 years 6 months ago
Improving Performance of Load-Store Sequences for Transaction Processing Workloads on Multiprocessors
On-line transaction processing exhibits poor memory behavior in high-end multiprocessor servers because of complex sharing patterns and substantial interaction between the databas...
Jim Nilsson, Fredrik Dahlgren
ISCA
2008
IEEE
132views Hardware» more  ISCA 2008»
15 years 8 months ago
Online Estimation of Architectural Vulnerability Factor for Soft Errors
As CMOS technology scales and more transistors are packed on to the same chip, soft error reliability has become an increasingly important design issue for processors. Prior resea...
Xiaodong Li, Sarita V. Adve, Pradip Bose, Jude A. ...
CLUSTER
2005
IEEE
15 years 8 months ago
Minimizing the Network Overhead of Checkpointing in Cycle-harvesting Cluster Environments
Cycle-harvesting systems such as Condor have been developed to make desktop machines in a local area (which are often similar to clusters in hardware configuration) available as ...
Daniel Nurmi, John Brevik, Richard Wolski
GLOBECOM
2009
IEEE
15 years 9 months ago
PreDA: Predicate Routing for DTN Architectures over MANET
—We consider a Delay Tolerant Network (DTN) whose users (nodes) are connected by an underlying Mobile Ad hoc Network (MANET) substrate. Users can declaratively express high-level...
Flavio Esposito, Ibrahim Matta