Sciweavers

819 search results - page 41 / 164
» BSN Simulator: Optimizing Application Using System Level Sim...
Sort
View
DATE
2006
IEEE
66views Hardware» more  DATE 2006»
15 years 8 months ago
Power/performance hardware optimization for synchronization intensive applications in MPSoCs
This paper explores optimization techniques of the synchronization mechanisms for MPSoCs based on complex interconnect (Network-on-Chip), targeted at future powerefficient system...
Matteo Monchiero, Gianluca Palermo, Cristina Silva...
149
Voted
APCCM
2008
15 years 3 months ago
Modelling Inter-Process Dependencies with High-Level Business Process Modelling Languages
The work presented in this paper targets the software integration on the level of business process models. The goal is to create the behavioural description of an integrated syste...
Georg Grossmann, Michael Schrefl, Markus Stumptner
107
Voted
SC
1991
ACM
15 years 6 months ago
Input/output behavior of supercomputing applications
: This paper describes the collection and analysis of supercomputer I/O traces and their use in a collection of buffering and caching simulations. This serves two purposes. First, ...
Ethan L. Miller, Randy H. Katz
SAMOS
2004
Springer
15 years 7 months ago
High-Level Energy Estimation for ARM-Based SOCs
In recent years, power consumption has become a critical concern for many VLSI systems. Whereas several case studies demonstrate that technology-, layout-, and gate-level technique...
Dan Crisu, Sorin Cotofana, Stamatis Vassiliadis, P...
131
Voted
LCTRTS
2004
Springer
15 years 7 months ago
Feedback driven instruction-set extension
Application specific instruction-set processors combine an efficient general purpose core with special purpose functionality that is tailored to a particular application domain. ...
Uwe Kastens, Dinh Khoi Le, Adrian Slowik, Michael ...