Sciweavers

42 search results - page 7 / 9
» Balancing Performance and Reliability in the Memory Hierarch...
Sort
View
IPPS
2007
IEEE
14 years 1 months ago
Optimizing the Fast Fourier Transform on a Multi-core Architecture
The rapid revolution in microprocessor chip architecture due to multicore technology is presenting unprecedented challenges to the application developers as well as system softwar...
Long Chen, Ziang Hu, Junmin Lin, Guang R. Gao
ASPLOS
2010
ACM
14 years 2 months ago
Flexible architectural support for fine-grain scheduling
To make efficient use of CMPs with tens to hundreds of cores, it is often necessary to exploit fine-grain parallelism. However, managing tasks of a few thousand instructions is ...
Daniel Sanchez, Richard M. Yoo, Christos Kozyrakis
ECEASST
2008
84views more  ECEASST 2008»
13 years 7 months ago
An Incremental OCL Compiler for Modeling Environments
In software engineering, reliability and development time are two of the most important aspects, therefore, modeling environments, which aide both, are widely used during software ...
Tamás Vajk, Gergely Mezei, Tihamer Levendov...
SPE
1998
129views more  SPE 1998»
13 years 7 months ago
Timing Trials, or the Trials of Timing: Experiments with Scripting and User-Interface Languages
This paper describes some basic experiments to see how fast various popular scripting and user-interface languages run on a spectrum of representative tasks. We found enormous var...
Brian W. Kernighan, Christopher J. Van Wyk
INFOCOM
2008
IEEE
14 years 1 months ago
AdapCode: Adaptive Network Coding for Code Updates in Wireless Sensor Networks
—Code updates, such as those for debugging purposes, are frequent and expensive in the early development stages of wireless sensor network applications. We propose AdapCode, a re...
I-Hong Hou, Yu-En Tsai, Tarek F. Abdelzaher, Indra...