271 search results - page 45 / 55 » Bandwidth-Friendly Cache Hierarchy |
ICPP
2009
IEEE
14 years 4 months ago
2009
IEEE
—This paper reports a study of mapping the Finite Difference Time Domain (FDTD) application to the IBM Cyclops64 (C64) many-core chip architecture [1]. C64 is chosen for this stu...
EEE
2005
IEEE
14 years 3 months ago
2005
IEEE
Generic web search is designed to serve all users, independent of the individual needs and without any adaptation to personal requirements. We propose a novel technique1 that perf...
HPCC
2005
Springer
14 years 3 months ago
2005
Springer
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making...
WMPI
2004
ACM
14 years 3 months ago
2004
ACM
In order to meet the requirements concerning both performance and energy consumption in embedded systems, new memory architectures are being introduced. Beside the well-known use o...
FPGA
2004
ACM
14 years 3 months ago
2004
ACM
We describe an effort to prototype an Itanium microarchitecture using an FPGA. The microarchitecture model is written in the Bluespec hardware description language (HDL) and suppo...