Sciweavers

271 search results - page 49 / 55
» Bandwidth-Friendly Cache Hierarchy
Sort
View
ASPLOS
2010
ACM
14 years 4 months ago
Dynamically replicated memory: building reliable systems from nanoscale resistive memories
DRAM is facing severe scalability challenges in sub-45nm technology nodes due to precise charge placement and sensing hurdles in deep-submicron geometries. Resistive memories, suc...
Engin Ipek, Jeremy Condit, Edmund B. Nightingale, ...
ICMCS
2006
IEEE
141views Multimedia» more  ICMCS 2006»
14 years 3 months ago
Scalability of Multimedia Applications on Next-Generation Processors
In the near future, the majority of personal computers are expected to have several processing units. This is referred to as Core Multiprocessing (CMP). Furthermore, each of the c...
Guy Amit, Yaron Caspi, Ran Vitale, Adi Pinhas
MSS
2005
IEEE
84views Hardware» more  MSS 2005»
14 years 3 months ago
Using MEMS-Based Storage to Boost Disk Performance
Non-volatile storage technologies such as flash memory, Magnetic RAM (MRAM), and MEMS-based storage are emerging as serious alternatives to disk drives. Among these, MEMS storage...
Feng Wang 0003, Bo Hong, Scott A. Brandt, Darrell ...
CASES
2004
ACM
14 years 3 months ago
A post-compiler approach to scratchpad mapping of code
ScratchPad Memories (SPMs) are commonly used in embedded systems because they are more energy-efficient than caches and enable tighter application control on the memory hierarchy...
Federico Angiolini, Francesco Menichelli, Alberto ...
WMPI
2004
ACM
14 years 3 months ago
Understanding the effects of wrong-path memory references on processor performance
High-performance out-of-order processors spend a significant portion of their execution time on the incorrect program path even though they employ aggressive branch prediction al...
Onur Mutlu, Hyesoon Kim, David N. Armstrong, Yale ...