Sciweavers

403 search results - page 36 / 81
» Bits through ARQs
Sort
View
ISCAS
2008
IEEE
122views Hardware» more  ISCAS 2008»
14 years 1 months ago
A nano-CMOS process variation induced read failure tolerant SRAM cell
— In a nanoscale technology, memory bits are highly susceptible to process variation induced read/write failures. To address the above problem, in this paper a new memory cell is...
Jawar Singh, Jimson Mathew, Saraju P. Mohanty, Dhi...
ACCESSNETS
2008
Springer
14 years 1 months ago
Loop Identification and Capacity Estimation of Digital Subscriber Lines with Single Ended Line Testing
Digital subscriber lines offer the possibility to deliver broadband services over the existing telephone network. Still, beforehand subscriber loops must be tested to see whether t...
Carine Neus, Wim Foubert, Leo Van Biesen
ICC
2007
IEEE
14 years 1 months ago
Scheduling and Source Control with Average Queue-Length Control in Cellular Networks
— In this paper, a scheduling problem is considered in the cellular network where there exist CBR (constant bit rate) users requiring exact minimum average throughput and delay g...
Hyang-Won Lee, Cheoljung Kim, Song Chong
ICC
2007
IEEE
14 years 1 months ago
On the Error Floor Performance of SCTCM Systems with Non-Recursive Inner Codes
Abstract— It has previously been shown that serially concatenated trellis coded modulation (SCTCM) with a non-recursive inner convolutional code can achieve convergence close to ...
Anders Nilsson, Tor Aulin
ISCAS
2007
IEEE
84views Hardware» more  ISCAS 2007»
14 years 1 months ago
Blue-Noise Sigma-Delta Modulator: Improving Substrate Noise and Nonlinear Amplifier Gain Effects
— This paper presents a method to reduce the effects of substrate noise and nonlinear amplifier gain on sigma-delta (Σ∆) modulators through the use of blue-noise modulation. I...
Eric C. Moule, Zeljko Ignjatovic