Sciweavers

113 search results - page 16 / 23
» Buffer and register allocation for memory space optimization
Sort
View
LCTRTS
2001
Springer
15 years 8 months ago
Evaluating and Optimizing Thread Pool Strategies for Real-Time CORBA
Strict control over the scheduling and execution of processor resources is essential for many fixed-priority real-time applications. To facilitate this common requirement, the Re...
Irfan Pyarali, Marina Spivak, Ron Cytron, Douglas ...
129
Voted
DATE
2007
IEEE
89views Hardware» more  DATE 2007»
15 years 10 months ago
Mapping multi-dimensional signals into hierarchical memory organizations
The storage requirements of the array-dominated and looporganized algorithmic specifications running on embedded systems can be significant. Employing a data memory space much l...
Hongwei Zhu, Ilie I. Luican, Florin Balasa
136
Voted
LCTRTS
2009
Springer
15 years 10 months ago
Eliminating the call stack to save RAM
Most programming languages support a call stack in the programming model and also in the runtime system. We show that for applications targeting low-power embedded microcontroller...
Xuejun Yang, Nathan Cooprider, John Regehr
139
Voted
IJHCR
2010
155views more  IJHCR 2010»
15 years 27 days ago
A Collaborative Replication Approach for Mobile-P2P Networks
This paper proposes CADRE (Collaborative Allocation and Deallocation of Replicas with Efficiency), which is a dynamic replication scheme for improving the typically low data avail...
Anirban Mondal, Sanjay Kumar Madria, Masaru Kitsur...
ISCA
2010
IEEE
236views Hardware» more  ISCA 2010»
15 years 8 months ago
Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors
Next generation tiled microarchitectures are going to be limited by off-chip misses and by on-chip network usage. Furthermore, these platforms will run an heterogeneous mix of ap...
Enric Herrero, José González, Ramon ...