Sciweavers

6 search results - page 2 / 2
» Buffer block planning for interconnect-driven floorplanning
Sort
View
ASPDAC
2004
ACM
85views Hardware» more  ASPDAC 2004»
14 years 1 months ago
Integrating buffer planning with floorplanning for simultaneous multi-objective optimization
As the process technology advances into the deep submicron era, interconnect plays a dominant role in determining circuit performance and signal integrity. Buffer insertion is one...
Yi-Hui Cheng, Yao-Wen Chang