Sciweavers

426 search results - page 20 / 86
» Building the functional performance model of a processor
Sort
View
IPPS
2002
IEEE
14 years 1 months ago
Memory-Intensive Benchmarks: IRAM vs. Cache-Based Machines
The increasing gap between processor and memory performance has led to new architectural models for memory-intensive applications. In this paper, we use a set of memory-intensive ...
Brian R. Gaeke, Parry Husbands, Xiaoye S. Li, Leon...
CLEIEJ
2006
147views more  CLEIEJ 2006»
13 years 8 months ago
JADIMA: Virtual Machine Architecture for building JAVA Applications on Grid Platforms
This paper describes JADIMA (Java Distributed Machine), a collaborative platform to construct high performance distributed JAVA applications. JADIMA is a system that automatically...
Yudith Cardinale, Eduardo Blanco, Jesús De ...
IPPS
2005
IEEE
14 years 2 months ago
COTS Clusters vs. the Earth Simulator: An Application Study Using IMPACT-3D
In 2002, Japan announced the Earth Simulator—a supercomputer based on low-volume vector processors and a custom network—and reported that computational scientists had used it ...
Daniel G. Chavarría-Miranda, Guohua Jin, Jo...
CDES
2006
118views Hardware» more  CDES 2006»
13 years 10 months ago
New DSP Benchmark based on Selectable Mode Vocoder (SMV)
Digital signal processing (DSP) industry has been growing rapidly over the past few years; it remains the technology driver for the recovering semiconductor industry. Performance ...
Erh-Wen Hu, Cyril Ku, Andrew Russo, Bogong Su, Jia...
CODES
2002
IEEE
14 years 1 months ago
Communication speed selection for embedded systems with networked voltage-scalable processors
High-speed serial network interfaces are gaining wide use in connecting multiple processors and peripherals in modern embedded systems, thanks to their size advantage and power ef...
Jinfeng Liu, Pai H. Chou, Nader Bagherzadeh