Sciweavers

393 search results - page 61 / 79
» C Compiler Design for an Industrial Network Processor
Sort
View
CODES
2007
IEEE
14 years 2 months ago
Thread warping: a framework for dynamic synthesis of thread accelerators
We present a dynamic optimization technique, thread warping, that uses a single processor on a multiprocessor system to dynamically synthesize threads into custom accelerator circ...
Greg Stitt, Frank Vahid
IEEEPACT
2008
IEEE
14 years 2 months ago
Leveraging on-chip networks for data cache migration in chip multiprocessors
Recently, chip multiprocessors (CMPs) have arisen as the de facto design for modern high-performance processors, with increasing core counts. An important property of CMPs is that...
Noel Eisley, Li-Shiuan Peh, Li Shang
ECOOP
1999
Springer
14 years 21 days ago
Object-Oriented Programming on the Network
Object-oriented programming techniques have been used with great success for some time. But the techniques of object-oriented programming have been largely confined to the single a...
Jim Waldo
ISPASS
2008
IEEE
14 years 2 months ago
Explaining the Impact of Network Transport Protocols on SIP Proxy Performance
This paper characterizes the impact that the use of UDP versus TCP has on the performance and scalability of the OpenSER SIP proxy server. The Session Initiation Protocol (SIP) is...
Kaushik Kumar Ram, Ian C. Fedeli, Alan L. Cox, Sco...
ICCD
2006
IEEE
183views Hardware» more  ICCD 2006»
14 years 5 months ago
An Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks
The placement of on-die decoupling capacitors (decap) between the power and ground supply grids has become a common practice in high performance processor designs. In this paper, ...
Sanjay Pant, David Blaauw