Sciweavers

869 search results - page 127 / 174
» Cache Architectures for Reconfigurable Hardware
Sort
View
EH
2000
IEEE
156views Hardware» more  EH 2000»
14 years 21 hour ago
Evolution of Analog Circuits on Field Programmable Transistor Arrays
Evolvable Hardware (EHW) refers to HW design and selfreconfiguration using evolutionary/genetic mechanisms. The paper presents an overview of some key concepts of EHW, describing ...
Adrian Stoica, Didier Keymeulen, Ricardo Salem Zeb...
DAC
2004
ACM
13 years 11 months ago
An SoC design methodology using FPGAs and embedded microprocessors
In System on Chip (SoC) design, growing design complexity has esigners to start designs at higher abstraction levels. This paper proposes an SoC design methodology that makes full...
Nobuyuki Ohba, Kohji Takano
TASE
2010
IEEE
13 years 2 months ago
Intelligent Component-Based Automation of Baggage Handling Systems With IEC 61499
Airport Baggage Handling is a field of automation systems that is currently dependent on centralised control systems and conventional automation programming techniques. In this and...
Geoff Black, Valeriy Vyatkin
IEEEPACT
2003
IEEE
14 years 27 days ago
Memory Hierarchy Design for a Multiprocessor Look-up Engine
We investigate the implementation of IP look-up for core routers using multiple microengines and a tailored memory hierarchy. The main architectural concerns are limiting the numb...
Jean-Loup Baer, Douglas Low, Patrick Crowley, Neal...
ISCA
2009
IEEE
199views Hardware» more  ISCA 2009»
14 years 2 months ago
SigRace: signature-based data race detection
Detecting data races in parallel programs is important for both software development and production-run diagnosis. Recently, there have been several proposals for hardware-assiste...
Abdullah Muzahid, Darío Suárez Graci...