Sciweavers

869 search results - page 145 / 174
» Cache Architectures for Reconfigurable Hardware
Sort
View
MSE
2002
IEEE
179views Hardware» more  MSE 2002»
14 years 13 days ago
A SOAP-Oriented Component-Based Framework Supporting Device-Independent Multimedia Web Services
A web service is a programmable web application accessible using standard Internet protocols. A threelayer architecture has been suggested for web services: service providers, ser...
Jia Zhang, Jen-Yao Chung
SIGGRAPH
1994
ACM
13 years 11 months ago
FBRAM: a new form of memory optimized for 3D graphics
FBRAM, a new form of dynamic random access memory that greatly accelerates the rendering of Z-buffered primitives, is presented. Two key concepts make this acceleration possible. ...
Michael F. Deering, Stephen A. Schlapp, Michael G....
DATE
2009
IEEE
132views Hardware» more  DATE 2009»
14 years 2 months ago
An efficent dynamic multicast routing protocol for distributing traffic in NOCs
Nowadays, in MPSoCs and NoCs, multicast protocol is significantly used for many parallel applications such as cache coherency in distributed shared-memory architectures, clock sync...
Masoumeh Ebrahimi, Masoud Daneshtalab, Mohammad Ho...
SASP
2008
IEEE
164views Hardware» more  SASP 2008»
14 years 1 months ago
AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications
This paper proposes an energy efficient processor which can be used as a design alternative for the dynamic voltage scaling (DVS) processors in embedded system design. The proces...
Tohru Ishihara, Seiichiro Yamaguchi, Yuriko Ishito...
DATE
2003
IEEE
154views Hardware» more  DATE 2003»
14 years 25 days ago
Packetized On-Chip Interconnect Communication Analysis for MPSoC
Interconnect networks play a critical role in shared memory multiprocessor systems-on-chip (MPSoC) designs. MPSoC performance and power consumption are greatly affected by the pac...
Terry Tao Ye, Luca Benini, Giovanni De Micheli