Sciweavers

869 search results - page 155 / 174
» Cache Architectures for Reconfigurable Hardware
Sort
View
81
Voted
CORR
2010
Springer
66views Education» more  CORR 2010»
15 years 1 months ago
Three-Level Parallel J-Jacobi Algorithms for Hermitian Matrices
The paper describes several efficient parallel implementations of the one-sided hyperbolic Jacobi-type algorithm for computing eigenvalues and eigenvectors of Hermitian matrices. ...
Sanja Singer, Sasa Singer, Vedran Novakovic, Davor...
118
Voted
DATE
2009
IEEE
155views Hardware» more  DATE 2009»
15 years 9 months ago
Using non-volatile memory to save energy in servers
Abstract—Recent breakthroughs in circuit and process technology have enabled new usage models for non-volatile memory technologies such as Flash and phase change RAM (PCRAM) in t...
David Roberts, Taeho Kgil, Trevor N. Mudge
143
Voted
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
15 years 8 months ago
Interconnect-Aware Coherence Protocols for Chip Multiprocessors
Improvements in semiconductor technology have made it possible to include multiple processor cores on a single die. Chip Multi-Processors (CMP) are an attractive choice for future...
Liqun Cheng, Naveen Muralimanohar, Karthik Ramani,...
137
Voted
MICRO
2005
IEEE
107views Hardware» more  MICRO 2005»
15 years 8 months ago
Stream Programming on General-Purpose Processors
— In this paper we investigate mapping stream programs (i.e., programs written in a streaming style for streaming architectures such as Imagine and Raw) onto a general-purpose CP...
Jayanth Gummaraju, Mendel Rosenblum
226
Voted
MICRO
2005
IEEE
170views Hardware» more  MICRO 2005»
15 years 8 months ago
The TM3270 Media-Processor
We present the TM3270 media-processor, the latest TriMedia VLIW processor, tuned to address the performance demands of standard definition video processing, combined with embedded...
Jan-Willem van de Waerdt, Stamatis Vassiliadis, Sa...