Sciweavers

332 search results - page 52 / 67
» Cache Write Policies and Performance
Sort
View
IEEEPACT
2002
IEEE
14 years 14 days ago
Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance
Simultaneous Multithreading (SMT) processors achieve high processor throughput at the expense of single-thread performance. This paper investigates resource allocation policies fo...
Gautham K. Dorai, Donald Yeung
WWW
2011
ACM
13 years 2 months ago
Track globally, deliver locally: improving content delivery networks by tracking geographic social cascades
Providers such as YouTube offer easy access to multimedia content to millions, generating high bandwidth and storage demand on the Content Delivery Networks they rely upon. More ...
Salvatore Scellato, Cecilia Mascolo, Mirco Musoles...
CODES
2005
IEEE
14 years 1 months ago
Enhancing security through hardware-assisted run-time validation of program data properties
The growing number of information security breaches in electronic and computing systems calls for new design paradigms that consider security as a primary design objective. This i...
Divya Arora, Anand Raghunathan, Srivaths Ravi, Nir...
ISLPED
2010
ACM
165views Hardware» more  ISLPED 2010»
13 years 7 months ago
Dynamic workload characterization for power efficient scheduling on CMP systems
Runtime characteristics of individual threads (such as IPC, cache usage, etc.) are a critical factor in making efficient scheduling decisions in modern chip-multiprocessor systems...
Gaurav Dhiman, Vasileios Kontorinis, Dean M. Tulls...
ISPASS
2010
IEEE
14 years 2 months ago
Dynamic program analysis of Microsoft Windows applications
—Software instrumentation is a powerful and flexible technique for analyzing the dynamic behavior of programs. By inserting extra code in an application, it is possible to study...
Alex Skaletsky, Tevi Devor, Nadav Chachmon, Robert...