Sciweavers

    738 search results - page 18 / 148
    » Cache modeling in probabilistic execution time analysis
    Sort
    View
    MICRO
    2009
    IEEE
    191views Hardware» more  MICRO 2009»
    Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches
    14 years 2 months ago
    Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches
    Download  www.cse.iitk.ac.in
    Cache blocks often exhibit a small number of uses during their life time in the last-level cache. Past research has exploited this property in two different ways. First, replacem...
    Mainak Chaudhuri
    claim paper
    Read More »
    WCET
    2010
    164views Software Engineering» more  WCET 2010»
    Integrating Abstract Caches with Symbolic Pipeline Analysis
    13 years 5 months ago
    Integrating Abstract Caches with Symbolic Pipeline Analysis
    Download  drops.dagstuhl.de
    ing Abstract Caches with Symbolic Pipeline Analysis Stephan Wilhelm1 and Christoph Cullmann1 1 AbsInt Angewandte Informatik GmbH, Science Park 1; D-66123 Saarbr
    Stephan Wilhelm, Christoph Cullmann
    claim paper
    Read More »
    RTAS
    2008
    IEEE
    137views Embedded Systems» more  RTAS 2008»
    A Modular Worst-case Execution Time Analysis Tool for Java Processors
    14 years 1 months ago
    A Modular Worst-case Execution Time Analysis Tool for Java Processors
    Download  www.jopdesign.com
    Recent technologies such as the Real-Time Specification for Java promise to bring Java’s advantages to real-time systems. While these technologies have made Java more predictab...
    Trevor Harmon, Martin Schoeberl, Raimund Kirner, R...
    claim paper
    Read More »
    BIRTHDAY
    2006
    Springer
    153views Applied Computing» more  BIRTHDAY 2006»
    Realistic Worst-Case Execution Time Analysis in the Context of Pervasive System Verification
    13 years 11 months ago
    Realistic Worst-Case Execution Time Analysis in the Context of Pervasive System Verification
    Download  www.verisoft.de
    We describe a gate level design of a FlexRay-like bus interface. An electronic control unit (ECU) is obtained by integrating this interface into the design of the verified VAMP pro...
    Steffen Knapp, Wolfgang J. Paul
    claim paper
    Read More »
    DAC
    2004
    ACM
    225views Computer Architecture» more  DAC 2004»
    Abstraction of assembler programs for symbolic worst case execution time analysis
    14 years 8 months ago
    Abstraction of assembler programs for symbolic worst case execution time analysis
    Download  es.cs.uni-kl.de
    ion of Assembler Programs for Symbolic Worst Case Execution Time Analysis Tobias Schuele Tobias.Schuele@informatik.uni-kl.de Klaus Schneider Klaus.Schneider@informatik.uni-kl.de Re...
    Klaus Schneider, Tobias Schüle
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.