Sciweavers

347 search results - page 64 / 70
» Caching processor general registers
Sort
View
ESAS
2007
Springer
14 years 5 months ago
Authenticating DSR Using a Novel Multisignature Scheme Based on Cubic LFSR Sequences
The problem of secure routing in mobile ad hoc networks is long-standing and has been extensively studied by researchers. Recently, techniques of aggregating signatures have been a...
Saikat Chakrabarti 0002, Santosh Chandrasekhar, Mu...
MICRO
2009
IEEE
168views Hardware» more  MICRO 2009»
14 years 5 months ago
Ordering decoupled metadata accesses in multiprocessors
Hardware support for dynamic analysis can minimize the performance overhead of useful applications such as security checks, debugging, and profiling. To eliminate implementation ...
Hari Kannan
ACMMSP
2005
ACM
101views Hardware» more  ACMMSP 2005»
14 years 4 months ago
Transparent pointer compression for linked data structures
64-bit address spaces are increasingly important for modern applications, but they come at a price: pointers use twice as much memory, reducing the effective cache capacity and m...
Chris Lattner, Vikram S. Adve
HIPEAC
2011
Springer
12 years 10 months ago
TypeCastor: demystify dynamic typing of JavaScript applications
Dynamic typing is a barrier for JavaScript applications to achieve high performance. Compared with statically typed languages, the major overhead of dynamic typing comes from runt...
Shisheng Li, Buqi Cheng, Xiao-Feng Li
DAC
2003
ACM
14 years 12 months ago
Behavioral consistency of C and verilog programs using bounded model checking
We present an algorithm that checks behavioral consistency between an ANSI-C program and a circuit given in Verilog using Bounded Model Checking. Both the circuit and the program ...
Edmund M. Clarke, Daniel Kroening, Karen Yorav