Sciweavers

4809 search results - page 788 / 962
» CajunBot: Architecture and algorithms
Sort
View
DAC
2005
ACM
14 years 21 days ago
Efficient and accurate gate sizing with piecewise convex delay models
We present an efficient and accurate gate sizing tool that employs a novel piecewise convex delay model, handling both rise and fall delays, for static CMOS gates. The delay model...
Hiran Tennakoon, Carl Sechen
DAC
2005
ACM
14 years 21 days ago
Multi-frequency wrapper design and optimization for embedded cores under average power constraints
This paper presents a new method for designing test wrappers for embedded cores with multiple clock domains. By exploiting the use of multiple shift frequencies, the proposed meth...
Qiang Xu, Nicola Nicolici, Krishnendu Chakrabarty
ESTIMEDIA
2008
Springer
14 years 16 days ago
A framework for memory-aware multimedia application mapping on chip-multiprocessors
The relentless increase in multimedia embedded system application requirements as well as improvements in IC design technology have motivated the deployment of chip multiprocessor ...
Luis Angel D. Bathen, Nikil D. Dutt, Sudeep Pasric...
BIS
2007
183views Business» more  BIS 2007»
14 years 6 days ago
A Conceptual Framework for Composition in Business Process Management
In this work, we present a conceptual framework for deriving executable business process models from high-level, graphical business process models based on the paradigm of Service-...
Ingo Weber, Ivan Markovic, Christian Drumm
CIDR
2007
144views Algorithms» more  CIDR 2007»
14 years 6 days ago
Cache-Oblivious Query Processing
We propose a radical approach to relational query processing that aims at automatically and consistently achieving a good performance on any memory hierarchy. We believe this auto...
Bingsheng He, Qiong Luo