4809 search results - page 834 / 962 » CajunBot: Architecture and algorithms |
CGO
2010
IEEE
14 years 5 months ago
2010
IEEE
For memory constrained embedded systems code size is at least as important as performance. One way of increasing code density is to exploit compact instruction formats, e.g. ARM T...
CGO
2010
IEEE
14 years 5 months ago
2010
IEEE
Tiling is a widely used loop transformation for exposing/exploiting parallelism and data locality. Effective use of tiling requires selection and tuning of the tile sizes. This is...
ASPLOS
2010
ACM
14 years 5 months ago
2010
ACM
With the right techniques, multicore architectures may be able to continue the exponential performance trend that elevated the performance of applications of all types for decades...
PPOPP
2010
ACM
14 years 5 months ago
2010
ACM
To fully exploit multicore processors, applications are expected to provide a large degree of thread-level parallelism. While adequate for low core counts and their typical worklo...
SENSYS
2009
ACM
14 years 5 months ago
2009
ACM
This paper presents and evaluates two principles for wireless routing protocols. The first is datapath validation: data traffic quickly discovers and fixes routing inconsistenc...