4809 search results - page 896 / 962 » CajunBot: Architecture and algorithms |
138
click to vote
NIXDORF
1992
15 years 10 months ago
1992
We present some quantitative performance measurements for the computing power of Programmable Active Memories (PAM), as introduced by [2]. Based on Field Programmable Gate Array (...
168
click to vote
DAC
2007
ACM
15 years 9 months ago
2007
ACM
RLC circuits have been shown to be better formulated as second-order systems instead of first-order systems. The corresponding model order reduction techniques for secondorder sys...
214
click to vote
DAC
2010
ACM
15 years 9 months ago
2010
ACM
We present a methodology for off-chip memory bandwidth minimization through application-driven L2 cache partitioning in multicore systems. A major challenge with multi-core system...
170
click to vote
GRID
2007
Springer
15 years 9 months ago
2007
Springer
The global inter-networking infrastructure that has become essential for contemporary day-to-day computing and communication tasks, has also enabled the deployment of several large...
169
click to vote
CF
2006
ACM
15 years 9 months ago
2006
ACM
This paper presents our experience mapping OpenMP parallel programming model to the IBM Cyclops-64 (C64) architecture. The C64 employs a many-core-on-a-chip design that integrates...