Sciweavers

658 search results - page 21 / 132
» Challenges in Physical Chip Design
Sort
View
ISCAS
2006
IEEE
136views Hardware» more  ISCAS 2006»
14 years 2 months ago
An adaptable foveating vision chip
In this work we present an adaptable foveating vision biological eye has exceptionally good optomechanics. This chip. This chip has no physical foveation; all its pixels are in the...
Timothy G. Constandinou, Patrick Degenaar, Christo...
OPODIS
2004
13 years 10 months ago
Embedded Systems - Challenges and Work Directions
Embedded Systems are components integrating software and hardware jointly and specifically designed to provide given functionalities. These components may be used in many different...
Joseph Sifakis
ICCD
2004
IEEE
107views Hardware» more  ICCD 2004»
14 years 5 months ago
Network-on-Chip: The Intelligence is in The Wire
In this paper we describe how Network-on-Chip (NoC) will be the next major challenge to implementing complex and function-rich applications in advanced manufacturing processes at ...
Gérard Mas, Philippe Martin
ISCAS
2008
IEEE
109views Hardware» more  ISCAS 2008»
14 years 3 months ago
A low-area interconnect architecture for chip multiprocessors
— A new inter-processor communication architecture for chip multiprocessors is proposed which has a low area cost and flexible routing capability. To achieve a low area cost, th...
Zhiyi Yu, Bevan M. Baas
DATE
2007
IEEE
97views Hardware» more  DATE 2007»
14 years 3 months ago
Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture
In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architec...
Abbas Sheibanyrad, Ivan Miro Panades, Alain Greine...