Sciweavers

280 search results - page 46 / 56
» Challenges in exploitation of loop parallelism in embedded a...
Sort
View
DATE
2006
IEEE
152views Hardware» more  DATE 2006»
14 years 23 days ago
Adaptive chip-package thermal analysis for synthesis and design
Ever-increasing integrated circuit (IC) power densities and peak temperatures threaten reliability, performance, and economical cooling. To address these challenges, thermal analy...
Yonghong Yang, Zhenyu (Peter) Gu, Changyun Zhu, Li...
FCCM
2011
IEEE
220views VLSI» more  FCCM 2011»
12 years 10 months ago
Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems
— This paper describes an architecture and FPGA synthesis toolchain for building specialized, energy-saving coprocessors called Irregular Code Energy Reducers (ICERs) for a wide ...
Manish Arora, Jack Sampson, Nathan Goulding-Hotta,...
CASES
2003
ACM
13 years 12 months ago
Polynomial-time algorithm for on-chip scratchpad memory partitioning
Focusing on embedded applications, scratchpad memories (SPMs) look like a best-compromise solution when taking into account performance, energy consumption and die area. The main ...
Federico Angiolini, Luca Benini, Alberto Caprara
APWEB
2008
Springer
13 years 8 months ago
Mining, Ranking, and Using Acronym Patterns
Techniques for being able to automatically identify acronym patterns are very important for enhancing a multitude of applications that rely upon search. This task is challenging, d...
Xiaonan Ji, Gu Xu, James Bailey, Hang Li
CLUSTER
2003
IEEE
14 years 16 hour ago
A General Self-Adaptive Task Scheduling System for Non-Dedicated Heterogeneous Computing
— The efforts to construct a national scale Grid computing environment have brought unprecedented computing capacity and complicacy. Exploiting this complex infrastructure requir...
Ming Wu, Xian-He Sun