Sciweavers

3395 search results - page 109 / 679
» Circuit-aware architectural simulation
Sort
View
140
Voted
TKDE
1998
102views more  TKDE 1998»
15 years 4 months ago
Database Migration: A New Architecture for Transaction Processing in Broadband Networks
—Due to recent developments in network technologies, broader channel bandwidth is becoming prevalent in worldwide networks. As one of the new technologies making good use of such...
Takahiro Hara, Kaname Harumoto, Masahiko Tsukamoto...
149
Voted
ICRA
2010
IEEE
140views Robotics» more  ICRA 2010»
15 years 3 months ago
Hierarchical planning architectures for mobile manipulation tasks in indoor environments
Abstract— This paper describes a hierarchical planner deployed on a mobile manipulation system. The main idea is a two-level hierarchy combining a global planner which provides r...
Ross A. Knepper, Siddhartha S. Srinivasa, Matthew ...
MICRO
2010
IEEE
215views Hardware» more  MICRO 2010»
15 years 3 months ago
A Task-Centric Memory Model for Scalable Accelerator Architectures
This paper presents a task-centric memory model for 1000-core compute accelerators. Visual computing applications are emerging as an important class of workloads that can exploit ...
John H. Kelm, Daniel R. Johnson, Steven S. Lumetta...
CODES
2010
IEEE
15 years 2 months ago
Dynamic, non-linear cache architecture for power-sensitive mobile processors
Today, mobile smartphones are expected to be able to run the same complex, algorithm-heavy, memory-intensive applications that were originally designed and coded for generalpurpos...
Garo Bournoutian, Alex Orailoglu
ERCIM
2007
124views more  ERCIM 2007»
15 years 4 months ago
Cancer Treatment Planning with Grid-Based Technology
sented by abstract mathematical structures, and visualization is used to convert these into pictures. At the core of every simulation is a mathematical model that is evaluated by a...
Robert G. Belleman, Michael Scarpa, Bram Stolk