Sciweavers

3395 search results - page 545 / 679
» Circuit-aware architectural simulation
Sort
View
DATE
2000
IEEE
108views Hardware» more  DATE 2000»
15 years 8 months ago
A 50 Mbit/s Iterative Turbo-Decoder
Very low bit error rate has become an important constraint in high performance communication systems that operate at very low signal to noise ratios: due to their impressive codin...
F. Viglione, Guido Masera, Gianluca Piccinini, Mas...
ECAIW
2000
Springer
15 years 8 months ago
Situation Based Strategic Positioning for Coordinating a Team of Homogeneous Agents
In this paper we are proposing an approach for coordinating a team of homogeneous agents based on a flexible common Team Strategy as well as on the concepts of Situation Based Stra...
Luís Paulo Reis, Nuno Lau, Eugenio Oliveira
HPDC
1999
IEEE
15 years 8 months ago
Resource Co-Allocation in Computational Grids
Applications designed to execute on "computational grids" frequently require the simultaneous co-allocation of multiple resources in order to meet performance requiremen...
Karl Czajkowski, Ian T. Foster, Carl Kesselman
HPCA
2009
IEEE
16 years 4 months ago
Accurate microarchitecture-level fault modeling for studying hardware faults
Decreasing hardware reliability is expected to impede the exploitation of increasing integration projected by Moore's Law. There is much ongoing research on efficient fault t...
Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu...
MOBISYS
2004
ACM
16 years 3 months ago
Impact of Radio Irregularity on Wireless Sensor Networks
In this paper, we investigate the impact of radio irregularity on the communication performance in wireless sensor networks. Radio irregularity is a common phenomenon which arises...
Gang Zhou, Tian He, Sudha Krishnamurthy, John A. S...