Sciweavers

3395 search results - page 624 / 679
» Circuit-aware architectural simulation
Sort
View
GECCO
2007
Springer
268views Optimization» more  GECCO 2007»
15 years 10 months ago
Vulnerability analysis and security framework (BeeSec) for nature inspired MANET routing protocols
Design, development and evaluation of adaptive, scalable, and power aware Bio/Nature inspired routing protocols has received a significant amount of attention in the recent past....
Nauman Mazhar, Muddassar Farooq
ICS
2007
Tsinghua U.
15 years 10 months ago
An L2-miss-driven early register deallocation for SMT processors
The register file is one of the most critical datapath components limiting the number of threads that can be supported on a Simultaneous Multithreading (SMT) processor. To allow t...
Joseph J. Sharkey, Dmitry V. Ponomarev
DATE
2006
IEEE
202views Hardware» more  DATE 2006»
15 years 10 months ago
Automatic systemC design configuration for a faster evaluation of different partitioning alternatives
In this paper we present a methodology that is based on SystemC [1] for rapid prototyping to greatly enhance and accelerate the exploration of complex systems to optimize the syst...
Nico Bannow, Karsten Haug, Wolfgang Rosenstiel
GLOBECOM
2006
IEEE
15 years 10 months ago
Interleaved Multistage Switching Fabrics for Scalable High Performance Routers
As the Internet grows exponentially, scalable high performance routers and switches on backbone are required to provide a large number of ports, higher throughput, lower delay late...
Rongsen He, José G. Delgado-Frias
INFOCOM
2006
IEEE
15 years 10 months ago
Scheduling in Non-Blocking Buffered Three-Stage Switching Fabrics
— Three-stage non-blocking switching fabrics are the next step in scaling current crossbar switches to many hundreds or few thousands of ports. Congestion (output contention) man...
Nikolaos Chrysos, Manolis Katevenis