Sciweavers

3395 search results - page 66 / 679
» Circuit-aware architectural simulation
Sort
View
VLSI
2010
Springer
14 years 11 months ago
SESAM extension for fast MPSoC architectural exploration and dynamic streaming applications
Future systems will have to support multiple and concurrent dynamic compute-intensive applications, while respecting real-time and energy consumption constraints. To overcome these...
Nicolas Ventroux, Tanguy Sassolas, Raphael David, ...
ESANN
2003
15 years 5 months ago
Neural assembly binding in linguistic representation
We present a neural architecture of sentence representation. Words are represented with neural cell assemblies. Relations between words are represented with ‘structure’ assembl...
Frank van der Velde, Marc de Kamps
WSCG
2003
177views more  WSCG 2003»
15 years 5 months ago
An Architecture for Hierarchical Collision Detection
We present novel algorithms for efficient hierarchical collision detection and propose a hardware architecture for a single-chip accelerator. We use a hierarchy of bounding volum...
Gabriel Zachmann, Günter Knittel
TVCG
2011
257views more  TVCG 2011»
14 years 11 months ago
A Spatially Augmented Reality Sketching Interface for Architectural Daylighting Design
—We present an application of interactive global illumination and spatially augmented reality to architectural daylight modeling that allows designers to explore alternative desi...
Yu Sheng, Theodore C. Yapo, Christopher Young, Bar...
ISCA
2012
IEEE
224views Hardware» more  ISCA 2012»
13 years 6 months ago
A first-order mechanistic model for architectural vulnerability factor
Soft error reliability has become a first-order design criterion for modern microprocessors. Architectural Vulnerability Factor (AVF) modeling is often used to capture the probab...
Arun A. Nair, Stijn Eyerman, Lieven Eeckhout, Lizy...