Sciweavers

3395 search results - page 674 / 679
» Circuit-aware architectural simulation
Sort
View
DATE
2003
IEEE
114views Hardware» more  DATE 2003»
14 years 1 months ago
Software Streaming via Block Streaming
Software streaming allows the execution of streamenabled software on a device even while the transmission/streaming may still be in progress. Thus, the software can be executed wh...
Pramote Kuacharoen, Vincent John Mooney, Vijay K. ...
DATE
2003
IEEE
109views Hardware» more  DATE 2003»
14 years 1 months ago
A New Algorithm for Energy-Driven Data Compression in VLIW Embedded Processors
This paper presents a new algorithm for on-the-fly data compression in high performance VLIW processors. The algorithm aggressively targets energy minimization of some of the domi...
Alberto Macii, Enrico Macii, Fabrizio Crudo, Rober...
DATE
2003
IEEE
65views Hardware» more  DATE 2003»
14 years 1 months ago
Masking the Energy Behavior of DES Encryption
Smart cards are vulnerable to both invasive and non-invasive attacks. Specifically, non-invasive attacks using power and timing measurements to extract the cryptographic key has d...
Hendra Saputra, Narayanan Vijaykrishnan, Mahmut T....
FDL
2003
IEEE
14 years 1 months ago
Object-Oriented ASIP Design and Synthesis
SystemC-Plus from the ODETTE project provides the ability to simulate and synthesise object-oriented specifications into hardware. The current ODETTE compiler translates each obj...
Maziar Goudarzi, Shaahin Hessabi, Alan Mycroft
ICNP
2003
IEEE
14 years 1 months ago
RR-TCP: A Reordering-Robust TCP with DSACK
TCP performs poorly on paths that reorder packets significantly, where it misinterprets out-of-order delivery as packet loss. The sender responds with a fast retransmit though no...
Ming Zhang, Brad Karp, Sally Floyd, Larry L. Peter...