Sciweavers

3395 search results - page 96 / 679
» Circuit-aware architectural simulation
Sort
View
ISCA
1998
IEEE
128views Hardware» more  ISCA 1998»
15 years 8 months ago
Analytic Evaluation of Shared-memory Systems with ILP Processors
This paper develops and validates an analytical model for evaluating various types of architectural alternatives for shared-memory systems with processors that aggressively exploi...
Daniel J. Sorin, Vijay S. Pai, Sarita V. Adve, Mar...
ISCA
1996
IEEE
103views Hardware» more  ISCA 1996»
15 years 8 months ago
Evaluation of Design Alternatives for a Multiprocessor Microprocessor
In the future, advanced integrated circuit processing and packaging technology will allow for several design options for multiprocessor microprocessors. In this paper we consider ...
Basem A. Nayfeh, Lance Hammond, Kunle Olukotun
CODES
2008
IEEE
15 years 6 months ago
Profiling of lossless-compression algorithms for a novel biomedical-implant architecture
In view of a booming market for microelectronic implants, our ongoing research work is focusing on the specification and design of a novel biomedical microprocessor core targeting...
Christos Strydis, Georgi Gaydadjiev
IAJIT
2010
193views more  IAJIT 2010»
15 years 3 months ago
Performance of OCDMA Systems Using Random Diagonal Code for Different Decoders Architecture Schemes
: In this paper, new code families are constructed for spectral-amplitude coding optical code division multiple access, called random diagonal code for spectral amplitude coding op...
Hilal Adnan Fadhil, Syed Alwee Aljunid, Badlished ...
MICRO
1997
IEEE
105views Hardware» more  MICRO 1997»
15 years 8 months ago
The Multicluster Architecture: Reducing Cycle Time Through Partitioning
The multicluster architecture that we introduce offers a decentralized, dynamically-scheduled architecture, in which the register files, dispatch queue, and functional units of t...
Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvon...