Sciweavers

62 search results - page 10 / 13
» Co-synthesis with custom ASICs
Sort
View
ISLPED
2009
ACM
110views Hardware» more  ISLPED 2009»
14 years 4 months ago
End-to-end validation of architectural power models
While researchers have invested substantial effort to build architectural power models, validating such models has proven difļ¬cult at best. In this paper, we examine the accurac...
Madhu Saravana Sibi Govindan, Stephen W. Keckler, ...
DATE
2007
IEEE
142views Hardware» more  DATE 2007»
14 years 4 months ago
Optimizing instruction-set extensible processors under data bandwidth constraints
We present a methodology for generating optimized architectures for data bandwidth constrained extensible processors. We describe a scalable Integer Linear Programming (ILP) formu...
Kubilay Atasu, Robert G. Dimond, Oskar Mencer, Way...
HPCC
2007
Springer
14 years 4 months ago
A Low-Power Globally Synchronous Locally Asynchronous FFT Processor
Abstract. Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to efļ¬...
Yong Li, Zhiying Wang, Jian Ruan, Kui Dai
SAMOS
2007
Springer
14 years 3 months ago
A Study of Energy Saving in Customizable Processors
Abstract. Embedded systems are special purpose systems which perform predeļ¬ned tasks with very speciļ¬c requirements like high performance, low volume or low power. Most of the ...
Paolo Bonzini, Dilek Harmanci, Laura Pozzi
IPPS
2006
IEEE
14 years 3 months ago
Multi-clock pipelined design of an IEEE 802.11a physical layer transmitter
Among diļ¬€erent wireless LAN technologies 802.11a has recently become popular due to its high throughput, large system capacity, and relatively long range. In this paper, we prop...
Maryam Mizani, Daler N. Rakhmatov