Sciweavers

62 search results - page 4 / 13
» Co-synthesis with custom ASICs
Sort
View
FPL
2008
Springer
126views Hardware» more  FPL 2008»
13 years 11 months ago
Customized Reconfigurable Interconnection Networks for multiple application SOCS
A Customized Reconfigurable Interconnection Network (CRIN) refers to a minimal switching network, yielding routing solutions for any element in a pre-given set of routing requirem...
Hongbing Fan, Jason Ernst, Yu-Liang Wu
ARC
2009
Springer
181views Hardware» more  ARC 2009»
14 years 4 months ago
CCproc: A Custom VLIW Cryptography Co-processor for Symmetric-Key Ciphers
Abstract. In this paper, we present CCProc, a flexible cryptography coprocessor for symmetric-key algorithms. Based on an extensive analysis of many symmetric-key ciphers, includi...
Dimitris Theodoropoulos, Alexandros Siskos, Dionis...
CGO
2008
IEEE
14 years 4 months ago
Modulo scheduling for highly customized datapaths to increase hardware reusability
In the embedded domain, custom hardware in the form of ASICs is often used to implement critical parts of applications when performance and energy efficiency goals cannot be met ...
Kevin Fan, Hyunchul Park, Manjunath Kudlur, Scott ...
SIGGRAPH
1993
ACM
14 years 1 months ago
Leo: a system for cost effective 3D shaded graphics
A physically compact, low cost, high performance 3D graphics accelerator is presented. It supports shaded rendering of triangles and antialiased lines into a double-buffered 24-bi...
Michael F. Deering, Scott R. Nelson
ARC
2008
Springer
95views Hardware» more  ARC 2008»
13 years 11 months ago
The Instruction-Set Extension Problem: A Survey
Over the last years, we have witnessed the increased use of Application-Specific Instruction-Set Processors (ASIPs). These ASIPs are processors that have a customizable instruction...
Carlo Galuzzi, Koen Bertels