Sciweavers

245 search results - page 24 / 49
» Code Optimization Techniques for Embedded DSP Microprocessor...
Sort
View
CODES
2000
IEEE
14 years 4 days ago
Task response time optimization using cost-based operation motion
We present a technique for task response time improvement based on the concept of code motion from the software domain. Relaxed Operation Motion (ROM) is a simple yet powerful app...
Bassam Tabbara, Abdallah Tabbara, Alberto L. Sangi...
ICIP
2000
IEEE
14 years 9 months ago
Effective Channel Coding for DCT Watermarks
We describe effective channel coding strategies which can be used in conjunction with linear programming optimization techniques for the embedding of robust perceptually adaptive ...
Shelby Pereira, Sviatoslav Voloshynovskiy, Thierry...
ISLPED
2005
ACM
103views Hardware» more  ISLPED 2005»
14 years 1 months ago
A non-uniform cache architecture for low power system design
This paper proposes a non-uniform cache architecture for reducing the power consumption of memory systems. The nonuniform cache allows having different associativity values (i.e.,...
Tohru Ishihara, Farzan Fallah
CODES
2010
IEEE
13 years 4 months ago
Hardware/software optimization of error detection implementation for real-time embedded systems
This paper presents an approach to system-level optimization of error detection implementation in the context of fault-tolerant realtime distributed embedded systems used for safe...
Adrian Lifa, Petru Eles, Zebo Peng, Viacheslav Izo...
CODES
1996
IEEE
13 years 12 months ago
Uninterpreted Co-Simulation for Performance Evaluation of Hw/Sw Systems
Performance modeling and evaluation of embedded hardware/software systems is important to help the CoDesign process. The hardware/software partitioning needs to be evaluated befor...
Jean Paul Calvez, Dominique Heller, Olivier Pasqui...