Sciweavers

1165 search results - page 61 / 233
» Combined approach to system level performance analysis of em...
Sort
View
RTCSA
1999
IEEE
14 years 1 months ago
A Method to Improve the Estimated Worst-Case Performance of Data Caching
This paper presents a method for tight prediction of worst-case performance of data caches in highperformance real-time systems. Our approach is to distinguish between data struct...
Thomas Lundqvist, Per Stenström
DATE
2003
IEEE
141views Hardware» more  DATE 2003»
14 years 2 months ago
On-chip Stack Based Memory Organization for Low Power Embedded Architectures
This paper presents a on-chip stack based memory organization that effectively reduces the energy dissipation in programmable embedded system architectures. Most embedded systems ...
Mahesh Mamidipaka, Nikil D. Dutt
DAC
2004
ACM
14 years 9 months ago
Retargetable profiling for rapid, early system-level design space exploration
Fast and accurate estimation is critical for exploration of any dece in general. As we move to higher levels of abstraction, on of complete system designs at each level of abstrac...
Lukai Cai, Andreas Gerstlauer, Daniel Gajski
EUROSYS
2007
ACM
14 years 5 months ago
Sweeper: a lightweight end-to-end system for defending against fast worms
The vulnerabilities which plague computers cause endless grief to users. Slammer compromised millions of hosts in minutes; a hit-list worm would take under a second. Recently prop...
Joseph Tucek, James Newsome, Shan Lu, Chengdu Huan...
EMSOFT
2006
Springer
14 years 11 days ago
Modeling a system controller for timing analysis
Upper bounds on worst-case execution times, which are commonly called WCET, are a prerequisite for validating the temporal correctness of tasks in a real-time system. Due to the e...
Stephan Thesing