Sciweavers

362 search results - page 9 / 73
» Communication Mechanisms for Parallel DSP Systems on a Chip
Sort
View
ICPADS
2007
IEEE
14 years 2 months ago
Persistence and communication state transfer in an asynchronous pipe mechanism
Abstract— Emergent wide-area distributed systems like computational grids present opportunities for large scientific applications. On these systems, communication mechanisms hav...
Philip Chan, David Abramson
HPCA
2000
IEEE
14 years 8 days ago
Dynamic Cluster Assignment Mechanisms
Clustered microarchitectures are an effective approach to reducing the penalties caused by wire delays inside a chip. Current superscalar processors have in fact a two-cluster mic...
Ramon Canal, Joan-Manuel Parcerisa, Antonio Gonz&a...
ISCAS
2007
IEEE
123views Hardware» more  ISCAS 2007»
14 years 2 months ago
Evaluating Network-on-Chip for Homogeneous Embedded Multiprocessors in FPGAs
— This paper presents performance and area evaluation of a homogeneous multiprocessor communication system based on network-on-chip (NoC) in FPGA platforms. Two homogenous chip m...
Henrique C. Freitas, Dalton M. Colombo, Fernanda L...
EUC
2005
Springer
14 years 1 months ago
Realtime H.264 Encoding System Using Fast Motion Estimation and Mode Decision
Abstract. H.264 provides various useful features such as improved coding efficiency and error robustness. These features enable mobile device to adopt H.264/AVC standard to achieve...
Byeong-Doo Choi, Min-Cheol Hwang, Jun-Ki Cho, Jin-...
HPCA
2007
IEEE
14 years 8 months ago
Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications
Chip multiprocessors with multiple simpler cores are gaining popularity because they have the potential to drive future performance gains without exacerbating the problems of powe...
Hongtao Zhong, Steven A. Lieberman, Scott A. Mahlk...