Sciweavers

20197 search results - page 25 / 4040
» Comparing Computational Power
Sort
View
VLSID
2002
IEEE
114views VLSI» more  VLSID 2002»
14 years 9 months ago
Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-Chip (SoC) Applications
Embedded DRAM (eDRAM) power-energy estimation is presented for system-on-a-chip (SOC) applications. The main feature is the signal swing based analytic (SSBA) model, which improve...
Yong-Ha Park, Jeonghoon Kook, Hoi-Jun Yoo
ACMACE
2009
ACM
14 years 3 months ago
Power explorer: a casual game style for encouraging long term behavior change among teenagers
When it comes to motivating teenagers towards energy awareness, new approaches need to be considered. One such is the use of pervasive games connected to the players own energy co...
Anton Gustafsson, Magnus Bång, Mattias Svahn
ISVLSI
2006
IEEE
115views VLSI» more  ISVLSI 2006»
14 years 2 months ago
Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-Processor Systems
This paper investigates the performance and power dissipation of Globally Asynchronous Locally Synchronous (GALS) multi-processor systems. We show that communication loops are a s...
Zhiyi Yu, Bevan M. Baas
VTC
2007
IEEE
154views Communications» more  VTC 2007»
14 years 3 months ago
An Improved Peak-to-Average Power Ratio Estimation Scheme for OFDM Systems
—To approximate the exact peaks of continuous-time orthogonal frequency division multiplexing (OFDM) signals, four times oversampling is usually employed for discrete-time OFDM s...
Chin-Liang Wang, Sheng-Ju Ku, Chun-Ju Yang
DATE
2006
IEEE
176views Hardware» more  DATE 2006»
14 years 2 months ago
Low power synthesis of dynamic logic circuits using fine-grained clock gating
— Clock power consumes a significant fraction of total power dissipation in high speed precharge/evaluate logic styles. In this paper, we present a novel low-cost design methodol...
Nilanjan Banerjee, Kaushik Roy, Hamid Mahmoodi-Mei...