Sciweavers

622 search results - page 101 / 125
» Comparing the Optimal Performance of Multiprocessor Architec...
Sort
View
NOLISP
2007
Springer
14 years 2 months ago
Word Recognition with a Hierarchical Neural Network
In this paper we propose a feedforward neural network for syllable recognition. The core of the recognition system is based on a hierarchical architecture initially developed for ...
Xavier Domont, Martin Heckmann, Heiko Wersing, Fra...
DSD
2006
IEEE
131views Hardware» more  DSD 2006»
14 years 3 days ago
Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip
Abstract-- Networks-on-Chip will serve as the central integration platform in future complex SoC designs, composed of a large number of heterogeneous processing resources. Most res...
Christian Neeb, Norbert Wehn
IADIS
2009
13 years 6 months ago
A strategy for cost efficient distributed data storage for in-memory OLAP
With the availability of inexpensive blade servers featuring 32 GB or more of main memory, memory-based engines such as the SAP NetWeaver Business Warehouse Accelerator are coming...
Olga Mordvinova, Oleksandr Shepil, Thomas Ludwig 0...
AIIDE
2009
13 years 6 months ago
IMPLANT: An Integrated MDP and POMDP Learning AgeNT for Adaptive Games
This paper proposes an Integrated MDP and POMDP Learning AgeNT (IMPLANT) architecture for adaptation in modern games. The modern game world basically involves a human player actin...
Chek Tien Tan, Ho-Lun Cheng
DAC
2005
ACM
14 years 9 months ago
Hardware speech recognition for user interfaces in low cost, low power devices
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...
Sergiu Nedevschi, Rabin K. Patra, Eric A. Brewer