254 search results - page 23 / 51 » Compilation Techniques for Out-of-Core Parallel Computations |
163
click to vote
ICS
1999
Tsinghua U.
15 years 10 months ago
1999
Tsinghua U.
Instruction scheduling is an important compiler technique for exploiting more instruction-level parallelism (ILP) in high-performance microprocessors, and in this paper, we study ...
115
click to vote
IEEEPACT
2007
IEEE
15 years 12 months ago
2007
IEEE
Performance auditing is an online optimization strategy that empirically measures the effectiveness of an optimization on a particular code region. It has the potential to greatly...
151
click to vote
SAC
2004
ACM
15 years 11 months ago
2004
ACM
This paper presents an overview of our work, concerning a complete end-to-end framework for automatically generating message passing parallel code for tiled nested for-loops. It c...
184
click to vote
CASES
2007
ACM
15 years 9 months ago
2007
ACM
The key to increasing performance without a commensurate increase in power consumption in modern processors lies in increasing both parallelism and core specialization. Core speci...
152
click to vote
ICS
2007
Tsinghua U.
15 years 11 months ago
2007
Tsinghua U.
Sensitivity Analysis (SA) is a novel compiler technique that complements, and integrates with, static automatic parallelization analysis for the cases when relevant program behavi...