Sciweavers

254 search results - page 34 / 51
» Compilation Techniques for Out-of-Core Parallel Computations
Sort
View
IPPS
2002
IEEE
14 years 1 months ago
Efficient Pipelining of Nested Loops: Unroll-and-Squash
The size and complexity of current custom VLSI have forced the use of high-level programming languages to describe hardware, and compiler and synthesis technology bstract designs ...
Darin Petkov, Randolph E. Harr, Saman P. Amarasing...
IWMM
2010
Springer
118views Hardware» more  IWMM 2010»
14 years 1 months ago
Speculative parallelization using state separation and multiple value prediction
With the availability of chip multiprocessor (CMP) and simultaneous multithreading (SMT) machines, extracting thread level parallelism from a sequential program has become crucial...
Chen Tian, Min Feng, Rajiv Gupta
LCPC
2005
Springer
14 years 2 months ago
Lightweight Monitoring of the Progress of Remotely Executing Computations
Abstract. The increased popularity of grid systems and cycle sharing across organizations requires scalable systems that provide facilities to locate resources, to be fair in the u...
Shuo Yang, Ali Raza Butt, Y. Charlie Hu, Samuel P....
VECPAR
2004
Springer
14 years 1 months ago
Message Strip-Mining Heuristics for High Speed Networks
In this work we investigate how the compiler technique of message strip mining performs in practice on contemporary high performance networks. Message strip mining attempts to redu...
Costin Iancu, Parry Husbands, Wei Chen
IEEEPACT
2008
IEEE
14 years 3 months ago
Exploiting loop-dependent stream reuse for stream processors
The memory access limits the performance of stream processors. By exploiting the reuse of data held in the Stream Register File (SRF), an on-chip storage, the number of memory acc...
Xuejun Yang, Ying Zhang, Jingling Xue, Ian Rogers,...