Sciweavers

1008 search results - page 24 / 202
» Compiler Technology for Two Novel Computer Architectures
Sort
View
ISICT
2004
13 years 9 months ago
The design of the IPACS distributed software architecture
The IPACS-project (Integrated Performance Analysis of Computer Systems) was founded by the Federal Department of Education, Science, Research and Technology (BMBF) in the program ...
Heinz Kredel, Matthias Merz
VLSID
2002
IEEE
142views VLSI» more  VLSID 2002»
14 years 8 months ago
Address Code and Arithmetic Optimizations for Embedded Systems
An important class of problems used widely in both the embedded systems and scientific domains perform memory intensive computations on large data sets. These data sets get to be ...
J. Ramanujam, Satish Krishnamurthy, Jinpyo Hong, M...
DAC
2004
ACM
14 years 9 months ago
STAC: statistical timing analysis with correlation
Current technology trends have led to the growing impact of both inter-die and intra-die process variations on circuit performance. While it is imperative to model parameter varia...
Jiayong Le, Xin Li, Lawrence T. Pileggi
EUNIS
2001
13 years 9 months ago
High Performance Computing in Europe and USA: A Comparison
Since 1993 we compile and publish twice a year a list of the mostpowerful supercomputers in the world. In this article we compare the situation of High-Performance Computing (HPC)...
Erich Strohmaier, Hans Werner Meuer
PLDI
2010
ACM
14 years 1 months ago
A GPGPU compiler for memory optimization and parallelism management
This paper presents a novel optimizing compiler for general purpose computation on graphics processing units (GPGPU). It addresses two major challenges of developing high performa...
Yi Yang, Ping Xiang, Jingfei Kong, Huiyang Zhou