Sciweavers

559 search results - page 52 / 112
» Compiling Image Processing Applications to Reconfigurable Ha...
Sort
View
IVC
2006
123views more  IVC 2006»
13 years 7 months ago
Multi-sector algorithm for hardware acceleration of the general Hough transform
The Multi-Sector Algorithm (MSA) is a simplification of the CORDIC algorithm to more closely meet the requirements for a real-time general Hough transform applications. The MSA ca...
Emeric K. Jolly, Martin Fleury
ICCD
1999
IEEE
115views Hardware» more  ICCD 1999»
14 years 14 hour ago
Customization of a CISC Processor Core for Low-Power Applications
This paper describes a core-customization process of a CISC processor core for a given application program. It aims at the power reduction in the CISC processor core by fully util...
You-Sung Chang, Bong-Il Park, In-Cheol Park, Chong...
ICCD
1999
IEEE
88views Hardware» more  ICCD 1999»
14 years 14 hour ago
TriMedia CPU64 Application Development Environment
The architecture of the TriMedia CPU64 is based on the TM1000 DSPCPU. The original VLIW architecture has been extended with the concepts of vector processing and superoperations. ...
Evert-Jan D. Pol, Bas Aarts, Jos T. J. van Eijndho...
IEEECIT
2010
IEEE
13 years 6 months ago
SAT: A Stream Architecture Template for Embedded Applications
- The increase of embedded applications complexity has demanded hardware more flexible while providing higher performance. Reconfigurable architectures and stream processing have b...
Qianming Yang, Nan Wu, Mei Wen, Yi He, Huayou Su, ...
VLSID
2002
IEEE
123views VLSI» more  VLSID 2002»
14 years 8 months ago
Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories
With the increased use of embedded/portable devices such as smart cellular phones, pagers, PDAs, hand-held computers, and CD players, improving energy efficiency is becoming a cri...
Victor Delaluz, Mahmut T. Kandemir, Narayanan Vija...