Sciweavers

559 search results - page 99 / 112
» Compiling Image Processing Applications to Reconfigurable Ha...
Sort
View
SIGGRAPH
1994
ACM
14 years 26 days ago
Accelerated MPEG compression of dynamic polygonal scenes
This paper describes a methodology for using the matrix-vector multiply and scan conversion hardware present in many graphics workstations to rapidly approximate the optical flow ...
Dan S. Wallach, Sharma Kunapalli, Michael F. Cohen
EGH
2004
Springer
14 years 2 months ago
A quadrilateral rendering primitive
The only surface primitives that are supported by common graphics hardware are triangles and more complex shapes have to be triangulated before being sent to the rasterizer. Even ...
Kai Hormann, Marco Tarini
HPCA
2009
IEEE
14 years 9 months ago
Bridging the computation gap between programmable processors and hardwired accelerators
New media and signal processing applications demand ever higher performance while operating within the tight power constraints of mobile devices. A range of hardware implementatio...
Kevin Fan, Manjunath Kudlur, Ganesh S. Dasika, Sco...
MICRO
1998
IEEE
144views Hardware» more  MICRO 1998»
14 years 1 months ago
Analyzing the Working Set Characteristics of Branch Execution
To achieve highly accurate branch prediction, it is necessary not only to allocate more resources to branch prediction hardware but also to improve the understanding of branch exe...
Sangwook P. Kim, Gary S. Tyson
ISCA
2000
IEEE
63views Hardware» more  ISCA 2000»
14 years 1 months ago
An embedded DRAM architecture for large-scale spatial-lattice computations
Spatial-lattice computations with finite-range interactions are an important class of easily parallelized computations. This class includes many simple and direct algorithms for ...
Norman Margolus