500 search results - page 61 / 100 » Compiling SA-C Programs to FPGAs: Performance Results |
125
click to vote
IPPS
2008
IEEE
15 years 10 months ago
2008
IEEE
We present preliminary results of a project to create a tuning system that adaptively optimizes programs to the underlying execution platform. We will show initial results from tw...
130
click to vote
CC
2004
Springer
15 years 9 months ago
2004
Springer
Abstract. This paper presents the design, implementation and experimental evaluation of a practical region-based partial dead code elimination (PDE) algorithm on predicated code in...
147
click to vote
ISSS
2002
IEEE
15 years 9 months ago
2002
IEEE
Datapath width optimization is very effective for reducing the area of a custom-made embedded system. The trivial way of optimization is to iteratively customize, evaluate, and r...
162
click to vote
ESTIMEDIA
2005
Springer
15 years 9 months ago
2005
Springer
Designing Application-Specific Instruction-set Processors (ASIPs) usually requires designing a custom datapath, and modifying instruction-set, instruction decoder, and compiler. A...
147
click to vote
IEEEPACT
2008
IEEE
15 years 10 months ago
2008
IEEE
The memory access limits the performance of stream processors. By exploiting the reuse of data held in the Stream Register File (SRF), an on-chip storage, the number of memory acc...