Sciweavers

1198 search results - page 109 / 240
» Compiling for EDGE Architectures
Sort
View
ARC
2006
Springer
82views Hardware» more  ARC 2006»
14 years 1 months ago
Hardware and a Tool Chain for ADRES
Until recently, only a compiler and a high-level simulator of the reconfigurable architecture ADRES existed. This paper focuses on the problems that needed to be solved when moving...
Bjorn De Sutter, Bingfeng Mei, Andrei Bartic, Tom ...
MTV
2005
IEEE
100views Hardware» more  MTV 2005»
14 years 3 months ago
A Study of Architecture Description Languages from a Model-based Perspective
Abstract— Owing to the recent trend of using applicationspecific instruction-set processors (ASIP), many Architecture Description Languages (ADLs) have been created. They specif...
Wei Qin, Sharad Malik
OOPSLA
2005
Springer
14 years 3 months ago
Parametric polymorphism for software component architectures
Parametric polymorphism has become a common feature of mainstream programming languages, but software component architectures have lagged behind and do not support it. We examine ...
Cosmin E. Oancea, Stephen M. Watt
DEBS
2010
ACM
14 years 2 months ago
Evaluation of streaming aggregation on parallel hardware architectures
We present a case study parallelizing streaming aggregation on three different parallel hardware architectures. Aggregation is a performance-critical operation for data summarizat...
Scott Schneider, Henrique Andrade, Bugra Gedik, Ku...
DATE
2005
IEEE
113views Hardware» more  DATE 2005»
14 years 3 months ago
Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures
With new sophisticated compiler technology, it is possible to schedule distant instructions efficiently. As a consequence, the amount of exploitable instruction level parallelism...
Anup Gangwar, M. Balakrishnan, Preeti Ranjan Panda...