Sciweavers

1198 search results - page 122 / 240
» Compiling for EDGE Architectures
Sort
View
TOG
2008
291views more  TOG 2008»
15 years 3 months ago
Interactive 3D architectural modeling from unordered photo collections
We present an interactive system for generating photorealistic, textured, piecewise-planar 3D models of architectural structures and urban scenes from unordered sets of photograph...
Sudipta N. Sinha, Drew Steedly, Richard Szeliski, ...
FCCM
1997
IEEE
103views VLSI» more  FCCM 1997»
15 years 7 months ago
An FPGA architecture for DRAM-based systolic computations
We propose an FPGA chip architecture based on a conventional FPGA logic array core, in which I/O pins are clocked at a much higher rate than that of the logic array that they serv...
Norman Margolus
EGITALY
2006
15 years 4 months ago
Recovering 3D architectural information from dense digital models of buildings
In recent years the progress of 3D scanning technologies and the consequent growing commercialization of scanners opened a large spectrum of opportunities for many professionals. ...
A. Spinelli, Fabio Ganovelli, Claudio Montani, Rob...
CC
2010
Springer
179views System Software» more  CC 2010»
15 years 10 months ago
Validating Register Allocation and Spilling
Abstract. Following the translation validation approach to highassurance compilation, we describe a new algorithm for validating a posteriori the results of a run of register alloc...
Silvain Rideau, Xavier Leroy
126
Voted
AICCSA
2007
IEEE
89views Hardware» more  AICCSA 2007»
15 years 9 months ago
Software/Configware Implementation of Combinatorial Algorithms
This paper discusses an approach for solving combinatorial problems by combining software and dynamically reconfigurable hardware (configware). The suggested technique avoids inst...
Iouliia Skliarova, Valery Sklyarov