Sciweavers

1198 search results - page 161 / 240
» Compiling for EDGE Architectures
Sort
View
125
Voted
ASAP
2003
IEEE
107views Hardware» more  ASAP 2003»
15 years 8 months ago
Energy Aware Register File Implementation through Instruction Predecode
The register file is a power-hungry device in modern architectures. Current research on compiler technology and computer architectures encourages the implementation of larger dev...
José L. Ayala, Marisa Luisa López-Va...
CGO
2003
IEEE
15 years 8 months ago
Addressing Mode Selection
Many processor architectures provide a set of addressing modes in their address generation units. For example DSPs (digital signal processors) have powerful addressing modes for e...
Erik Eckstein, Bernhard Scholz
150
Voted
COOPIS
2003
IEEE
15 years 8 months ago
Re-factoring Middleware Systems: A Case Study
Abstract. Aspect oriented programming brings us new design perspectives since it permits the superimpositions of multiple abstraction models on top of one another. It is a very pow...
Charles Zhang, Hans-Arno Jacobsen
DELTA
2010
IEEE
15 years 8 months ago
Notations for Multiphase Pipelines
— FPGAs, (Field-Programmable Gate Arrays) are often used for embedded image processing applications. Parallelism, and in particular pipelining, is the most suitable architecture ...
Christopher T. Johnston, Donald G. Bailey, Paul J....
ICRA
2002
IEEE
108views Robotics» more  ICRA 2002»
15 years 8 months ago
An Execution Control System for Autonomous Robots
Abstract— This paper presents some recent developments of the LAAS architecture for autonomous mobile robots. In particular, we specify the role of the Execution Control level of...
François Felix Ingrand, Frederic Py