Sciweavers

1133 search results - page 38 / 227
» Compiling for Speculative Architectures
Sort
View
IPPS
2006
IEEE
14 years 2 months ago
Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures
In this paper we study the performance improvements and trade-offs derived from an optimized mapping approach applied on a parametric coarse grained reconfigurable array architect...
Grigoris Dimitroulakos, Michalis D. Galanis, Const...
CASES
2005
ACM
13 years 10 months ago
Compilation techniques for energy reduction in horizontally partitioned cache architectures
Horizontally partitioned data caches are a popular architectural feature in which the processor maintains two or more data caches at the same level of hierarchy. Horizontally part...
Aviral Shrivastava, Ilya Issenin, Nikil Dutt
TC
2010
13 years 3 months ago
Architectures and Execution Models for Hardware/Software Compilation and Their System-Level Realization
We propose an execution model that orchestrates the fine-grained interaction of a conventional general-purpose processor (GPP) and a high-speed reconfigurable hardware accelerator ...
Holger Lange, Andreas Koch
ASPDAC
2009
ACM
91views Hardware» more  ASPDAC 2009»
14 years 3 months ago
Thermal-aware post compilation for VLIW architectures
Wen-Wen Hsieh, TingTing Hwang
CASES
2006
ACM
14 years 2 months ago
Compiler optimization of embedded applications for an adaptive SoC architecture
Charles Hardnett, Krishna V. Palem, Yogesh Chobe