Sciweavers

1133 search results - page 71 / 227
» Compiling for Speculative Architectures
Sort
View
PPOPP
2005
ACM
15 years 9 months ago
Exposing disk layout to compiler for reducing energy consumption of parallel disk based systems
Disk subsystem is known to be a major contributor to overall power consumption of high-end parallel systems. Past research proposed several architectural level techniques to reduc...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, A...
150
Voted
IPPS
2006
IEEE
15 years 10 months ago
Compiler assisted dynamic management of registers for network processors
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
R. Collins, Fernando Alegre, Xiaotong Zhuang, Sant...
CDES
2008
90views Hardware» more  CDES 2008»
15 years 5 months ago
Nanocompilation for the Cell Matrix Architecture
- The Cell Matrix Architecture is a massive array of dynamically self-configurable, uniformly connected, identical computational units. This architecture can enable efficient, prac...
Thomas Way, Rushikesh Katikar, Ch. Purushotham
FECS
2010
131views Education» more  FECS 2010»
15 years 1 months ago
The Mythical Creature Approach - A Simulation Alternative to Building Computer Architectures
In this paper, we present a method to help teach computer architecture (or computer organization) by developing an in class system where the students, themselves, compile high-leve...
Peter Jamieson, Darrel Davis, Brooke Spangler
ISLPED
2005
ACM
103views Hardware» more  ISLPED 2005»
15 years 9 months ago
A non-uniform cache architecture for low power system design
This paper proposes a non-uniform cache architecture for reducing the power consumption of memory systems. The nonuniform cache allows having different associativity values (i.e.,...
Tohru Ishihara, Farzan Fallah