Sciweavers

1133 search results - page 7 / 227
» Compiling for Speculative Architectures
Sort
View
SIGSOFT
2010
ACM
13 years 5 months ago
Speculative analysis: exploring future development states of software
Most software tools and environments help developers analyze the present and past development states of their software systems. Few approaches have investigated the potential cons...
Yuriy Brun, Reid Holmes, Michael D. Ernst, David N...
APCSAC
2003
IEEE
13 years 11 months ago
Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures
Very Long Instruction Word (VLIW) architectures exploit instruction level parallelism (ILP) with the help of the compiler to achieve higher instruction throughput with minimal hard...
Pradeep Rao, S. K. Nandy, M. N. V. Satya Kiran
LCPC
2009
Springer
13 years 12 months ago
Speculative Optimizations for Parallel Programs on Multicores
The advent of multicores presents a promising opportunity for exploiting fine grained parallelism present in programs. Programs parallelized in the above fashion, typically involv...
Vijay Nagarajan, Rajiv Gupta
ICS
2001
Tsinghua U.
13 years 11 months ago
Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., imp...
Chong-liang Ooi, Seon Wook Kim, Il Park, Rudolf Ei...
IEEEPACT
1999
IEEE
13 years 11 months ago
Predicated Static Single Assignment
Increases in instruction level parallelism are needed to exploit the potential parallelism available in future wide issue architectures. Predicated execution is an architectural m...
Lori Carter, Beth Simon, Brad Calder, Larry Carter...